



# **AY-3-8910/8912 PROGRAMMABLE SOUND GENERATOR DATA MANUAL**

ARCHITECTURE

OPERATION

INTERFACING

MUSIC GENERATION

SOUND EFFECTS GENERATION

ELECTRICAL SPECIFICATIONS

*TABLE OF CONTENTS—PAGE 2*

FEBRUARY 1979

©Copyright 1979 GENERAL INSTRUMENT CORPORATION  
All information in this book is subject to change without notice.  
General Instrument Corporation cannot assume responsibility for the use of any circuits described herein.

---

---

# Table of Contents

<b>1. INTRODUCTION</b>	
1.1 Description .....	5
1.2 Features .....	6
1.3 Scope .....	6
<b>2. ARCHITECTURE</b>	
2.1 Basic Functional Blocks .....	7
2.1.1 Register Array .....	7
2.1.2 Sound Generating Blocks .....	10
2.1.3 I/O Ports .....	10
2.2 Pin Assignments .....	12
2.3 Pin Functions .....	13
2.4 Bus Timing .....	15
2.5 State Timing .....	16
2.5.1 Address PSG Register Sequence .....	16
2.5.2 Write Data to PSG Sequence .....	17
2.5.3 Read Data from PSG Sequence .....	17
2.5.4 Write to/Read from I/O Port Sequence .....	17
<b>3. OPERATION</b>	
3.1 Tone Generator Control .....	18
3.2 Noise Generator Control .....	20
3.3 Mixer Control—I/O Enable .....	21
3.4 Amplitude Control .....	22
3.5 Envelope Generator Control .....	24
3.5.1 Envelope Period Control .....	24
3.5.2 Envelope Shape/Cycle Control .....	25
3.6 I/O Port Data Store .....	28
3.7 D/A Converter Operation .....	29
<b>4. INTERFACING</b>	
4.1 Introduction .....	32
4.2 Clock Generation .....	33
4.3 Audio Output Interface .....	34
4.4 External Memory Access .....	35
4.5 Microprocessor/Microcomputer Interface .....	36
4.6 Interfacing to the PIC 1650 .....	37
4.6.1 Write Data Routine .....	37
4.6.2 Read Data Routine .....	38
4.6.3 Read ROM Routine .....	38
4.7 Interfacing to the CP1600/1610 .....	40
4.7.1 Write Data Routine .....	40
4.7.2 Read Data Routine .....	40
4.8 Interfacing to the M6800 .....	42
4.8.1 Latch Address Routine .....	42
4.8.2 Write Data Routine .....	42
4.8.3 Read Data Routine .....	42
4.9 Interfacing to the 8080 S100 Bus .....	44
4.9.1 Latch Address Routine .....	44
4.9.2 Write Data Routine .....	44
4.9.3 Read Data Routine .....	44

---

---

<b>5. MUSIC GENERATION</b>	
5.1 Note Generation .....	46
5.2 Tune Entry/Playback .....	48
5.3 Tune Variation .....	48
5.3.1 Octave Shift .....	48
5.3.2 Key .....	48
5.3.3 Tempo .....	48
5.3.4 Chords .....	49
5.4 Sound Variation .....	50
5.4.1 Relative Channel Volume .....	50
5.4.2 Decay .....	50
5.4.3 Other Effects .....	50
5.5 Applications .....	51
5.5.1 Organ Envelope Generation .....	51
5.5.2 Organ Rhythm Generation .....	52
<b>6. SOUND EFFECTS GENERATION</b>	
6.1 Tone Only Effects .....	53
6.2 Noise Only Effects .....	54
6.3 Frequency Sweep Effects .....	55
6.4 Multi-Channel Effects .....	56
<b>7. ELECTRICAL SPECIFICATIONS</b>	
7.1 Maximum Ratings .....	57
7.2 Standard Conditions .....	57
7.3 DC Characteristics .....	57
7.4 AC Characteristics .....	58
7.5 Package Outlines .....	60

## List of Illustrations

Fig. 1 Typical System Diagram .....	6
Fig. 2 PSG Block Diagram .....	8
Fig. 3 PSG Register Array .....	11
Fig. 4 AY-3-8910 Pin Assignments .....	12
Fig. 5 AY-3-8912 Pin Assignments .....	12
Fig. 6 Variable Amplitude Control .....	23
Fig. 7 Envelope Shape/Cycle Control .....	26
Fig. 8 Detail of Two Cycles of Fig. 7 .....	27
Fig. 9 D/A Converter Output .....	29
Fig. 10 Single Tone with Envelope Shape/Cycle Pattern 1000 .....	30
Fig. 11 Single Tone with Envelope Shape/Cycle Pattern 1100 .....	30
Fig. 12 Single Tone with Envelope Shape/Cycle Pattern 1010 .....	31
Fig. 13 Mixture of Three Tones with Fixed Amplitudes .....	31
Fig. 14 System Block Diagram .....	32
Fig. 15 Clock Generation .....	33
Fig. 16 Audio Output Interface .....	34
Fig. 17 External Memory Access .....	35
Fig. 18 Microprocessor/Microcomputer Interface .....	36
Fig. 19 PIC 1650/AY-3-8910 System Example .....	39
Fig. 20 CP1600/1610/AY-3-8910 Interface .....	41
Fig. 21 M6800/AY-3-8910 Interface .....	43
Fig. 22 8080 S100 Bus/AY-3-8910 Interface .....	45
Fig. 23 Equal Tempered Chromatic Scale .....	47
Fig. 24 Chord Selection Chart .....	49
Fig. 25 Organ Envelope Generation .....	51
Fig. 26 Organ Rhythm Generation .....	52
Fig. 27 European Siren Sound Effect Chart .....	53
Fig. 28 Gunshot Sound Effect Chart .....	54
Fig. 29 Explosion Sound Effect Chart .....	54

---

---

**List of  
Illustrations  
(cont.)**

Fig. 30 Laser Sound Effect Chart .....	55
Fig. 31 Whistling Bomb Sound Effect Chart .....	55
Fig. 32 Wolf Whistle Sound Effect Chart .....	56
Fig. 33 Race Car Sound Effect Chart .....	56
Fig. 34 Analog Channel Output Test Circuit.....	57
Fig. 35 Current to Voltage Converter .....	57
Fig. 36 Clock and Bus Signal Timing .....	58
Fig. 37 Reset Timing.....	58
Fig. 38 Latch Address Timing .....	59
Fig. 39 Write Data Timing .....	59
Fig. 40 Read Data Timing .....	59
Fig. 41 40 Lead Dual In Line Packages .....	60
Fig. 42 28 Lead Dual In Line Packages .....	61

---

---

# 1 INTRODUCTION

---

It is apparent that any microprocessor is capable of producing acceptable sounds with only a transducer if the processor has no other tasks to perform while the sound is sustained. In real world microprocessor use, however, video games need refreshing, key-boards need scanning, etc. For example, in order to produce a single channel of ninth octave C (8372 Hz) the signal needs attention every sixty microseconds. Software required to produce this simple effect and still perform other activities would in the least be very complex if not impossible. In the extreme, random noise requires periodic attention even more frequently.

This need for software-produced sounds without the constant attention of the processor is now satisfied with the availability of the General Instrument AY-3-8910 and AY-3-8912 Programmable Sound Generators.

## 1.1 Description

The AY-3-8910/8912 Programmable Sound Generator (PSG) is a Large Scale Integrated Circuit which can produce a wide variety of complex sounds under software control. The AY-3-8910/8912 is manufactured in GI's N-Channel Ion Implant Process. Operation requires a single 5V power supply, a TTL compatible clock, and a microprocessor controller such as the GI 16-bit CP1600/1610 or one of GI's PIC 1650 series of 8-bit microcomputers.

The PSG is easily interfaced to any bus oriented system. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms, tone signalling and FSK modems. The analog sound outputs can each provide 4 bits of logarithmic digital to analog conversion, greatly enhancing the dynamic range of the sounds produced.

In order to perform sound effects while allowing the processor to continue its other tasks, the PSG can continue to produce sound after the initial commands have been given by the control processor. The fact that realistic sound production often involves more than one effect is satisfied by the three independently controllable channels available in the PSG.

All of the circuit control signals are digital in nature and intended to be provided directly by a microprocessor/microcomputer. This means that one PSG can produce the full range of required sounds with no change in external circuitry. Since the frequency response of the PSG ranges from sub-audible at its lowest frequency to post-audible at its highest frequency, there are few sounds which are beyond reproduction with only the simplest electrical connections.

Since most applications of a microprocessor/PSG system would also require interfacing between the outside world and the microprocessor, this facility has been designed into the PSG. The AY-3-8910 has two general purpose 8-bit I/O ports and is supplied in a 40 lead package; the AY-3-8912 has one port and 28 leads.

## 1.2 Features


- Full software control of sound generation.
- Interfaces to most 8-bit and 16-bit microprocessors.
- Three independently programmed analog outputs.
- Two 8-bit general purpose I/O ports (AY-3-8910).
- One 8-bit general purpose I/O port (AY-3-8912).
- Single +5 Volt Supply.

## 1.3 Scope

This Data Manual is intended to introduce the techniques needed to cause the AY-3-8910/8912 Programmable Sound Generator to perform in its intended fashion. All of the programs, programming, and hardware designs have been tested to ensure that the methods are practical rather than purely theoretical.

Although the techniques described will produce powerful results, the range of sounds to be synthesized is so vast and the PSG capabilities so varied that this guide should be viewed merely as an introduction to the applications possibilities of the PSG.

Fig. 1 TYPICAL SYSTEM DIAGRAM



## 2 ARCHITECTURE

The AY-3-8910/8912 is a register oriented Programmable Sound Generator (PSG). Communication between the processor and the PSG is based on the concept of memory-mapped I/O. Control commands are issued to the PSG by writing to 16 memory-mapped registers. Each of the 16 registers within the PSG is also readable so that the microprocessor can determine, as necessary, present states or stored data values.


All functions of the PSG are controlled through its 16 registers which once programmed, generate and sustain the sounds, thus freeing the system processor for other tasks.

### 2.1 Basic Functional Blocks

An internal block diagram of the PSG showing the various functional blocks and data flow is shown in Fig. 2.


#### 2.1.1 REGISTER ARRAY

The principal element of the PSG is the array of 16 read/write control registers. These 16 registers look to the CPU as a block of memory and as such occupy a 16 word block out of 1,024 possible addresses. The 10 address bits (8 bits on the common data/address bus, and 2 separate address bits A8 and  $\overline{A9}$ ) are decoded as follows:




The four low order address bits select one of the 16 registers (R0--R15). The six high order address bits function as "chip selects" to control the tri-state bidirectional buffers (when the high order address bits are "incorrect", the bidirectional buffers are forced to a high impedance state). High order address bits A9 A8 are fixed in the PSG design to recognize a 01 code; high order address bits DA7--DA4 may be mask-programmed to any 4-bit code by a special order factory mask modification. Unless otherwise specified, address bits DA7--DA4 are programmed to recognize only a 0000 code. A valid high order address latches the register address (the low order 4 bits) in the Register Address Latch/Decoder block. A latched address will remain valid until the receipt of a new address, enabling multiple reads and writes of the same register contents without the need for redundant re-addressing.

Fig. 2 PSG BLOCK DIAGRAM







---

---

## 2.1 Basic Functional Blocks (cont.)

Conditioning of the Register Address Latch/Decoder and the Bidirectional Buffers to recognize the bus function required (inactive, latch address, write data, or read data) is accomplished by the Bus Control Decode block.

The function of each of the 16 PSG registers and the data flow of each register's contents are shown in context in Fig. 2 and explained in detail in Section 3, "Operation". For reference purposes, the Register Array details are reproduced in Fig. 3.

### 2.1.2 SOUND GENERATING BLOCKS

The basic blocks in the PSG which produce the programmed sounds include:

Tone Generators	produce the basic square wave tone frequencies for each channel (A,B,C)
Noise Generator	produces a frequency modulated pseudo random pulse width square wave output.
Mixers	combine the outputs of the Tone Generators and the Noise Generator. One for each channel (A,B,C).
Amplitude Control	provides the D/A Converters with either a fixed or variable amplitude pattern. The fixed amplitude is under direct CPU control; the variable amplitude is accomplished by using the output of the Envelope Generator.
Envelope Generator	produces an envelope pattern which can be used to amplitude modulate the output of each Mixer.
D/A Converters	the three D/A Converters each produce up to a 16 level output signal as determined by the Amplitude Control.

### 2.1.3 I/O PORTS

Two additional blocks are shown in the PSG Block Diagram which have nothing directly to do with the production of sound—these are the two I/O Ports (A and B). Since virtually all uses of microprocessor-based sound would require interfacing between the outside world and the processor, this facility has been included in the PSG. Data to/from the CPU bus may be read/written to either of two 8-bit I/O Ports without affecting any other function of the PSG. The I/O Ports are TTL-compatible and are provided with internal pull-ups on each pin. Both Ports are available on the AY-3-8910; only I/O Port A is available on the AY-3-8912.